



Installation and Maintenance of **SDH/SONET, ATM, xDSL, and Synchronization Networks**

Chapter 1 PDH and T-Carrier: The Plesiochronous Hierarchies 1

1.1 An Introduction to Communications Systems.....	1
1.1.1 Signals and Information	1
1.1.2 Transmission Medium	2
1.1.3 Channel Coding	7
1.1.4 Multiplexing and Multiple Access	10
1.2 Pulse Code Modulation	11
1.3 PDH and T-Carrier	13
1.3.1 Basic Rates: T1 and E1	14
1.4 The E1 Frame	15
1.4.1 Frame Alignment	15
1.4.2 Frame Alignment Signal	16
1.4.3 Multiframe CRC-4	16
1.4.4 Supervision Bits	18
1.4.5 NFASs - Spare Bits	19
1.4.6 NFAS - Alarm Bit	19
1.4.7 Signaling Channel	20
1.4.8 CAS Signaling Multiframe	20
1.5 The Plesiochronous Digital Hierarchy	22
1.5.1 Higher Hierarchical Levels	23
1.5.2 Multiplexing Level 2: 8 Mbps	23
1.5.3 Multiplexing Level 3: 34 Mbps	24
1.5.4 Multiplexing Level 4: 140 Mbps	24
1.5.5 Service Bits in Higher Level Frames	24
1.5.6 Plesiochronous Synchronization	26
1.5.7 Positive Justification	27
1.6 Managing Alarms in Higher Level Hierarchies	28
1.7 The T-Carrier Hierarchy.....	29
1.7.1 The DS1 Frame	29
1.7.2 The DS2 Frame	32
1.7.3 The DS3 Frame	32
Selected Bibliography.....	33

Chapter 2 SDH/SONET: The Synchronous Hierarchies 35

2.1 The Emergence of SDH/SONET Networks.....	35
2.1.1 Limitations of Plesiochronous Networks	36
2.1.2 The SDH/SONET Challenge	37

- 2.2 Comparison of SDH and SONET..... 39
- 2.3 Functional Architecture 40
 - 2.3.1 Network Elements 40
 - 2.3.2 Network Topology 41
 - 2.3.3 Topology Partitioning 42
 - 2.3.4 SDH/SONET Layers 42
- 2.4 SDH/SONET Formats and Procedures 45
 - 2.4.1 SDH/SONET Frame Structure 46
 - 2.4.2 Multiplexing Map 49
- 2.5 SDH Transport Services 49
- 2.6 Transporting PDH/T-Carrier Tributaries 53
 - 2.6.1 Transport on VC-4 or STS-3c SPE 54
 - 2.6.2 Transport on VC-3 55
 - 2.6.3 Transport of 2-Mbps Circuits 57
- 2.7 Pointers and Timing Compensation..... 60
 - 2.7.1 Payload Synchronization 60
 - 2.7.2 Pointer Formats and Procedures 61
- 2.8 Overheads 64
 - 2.8.1 Path Overhead 66
 - 2.8.2 Section Overhead 67
 - 2.8.3 The SDH/SONET Hierarchy 69
- 2.9 Concatenation 71
 - 2.9.1 Contiguous Concatenation of VC-4 72
 - 2.9.2 Virtual Concatenation 72
 - 2.9.3 Link Capacity Adjustment Scheme 74
- 2.10 Maintenance 74
 - 2.10.1 SDH/SONET Events 76
 - 2.10.2 Monitoring Events 78
 - 2.10.3 Event Tables 78
- 2.11 Performance Monitoring 78
 - 2.11.1 Bit Error Checking 80
 - 2.11.2 Tandem Connection Monitoring 81
 - 2.11.3 Forward Error Correction 82
- 2.12 Defects 83
- 2.13 SDH Resilience 85
 - 2.13.1 Protection Basics 87
 - 2.13.2 Multiplex Section or Line Protection 89
- 2.14 Operation, Administration, and Management 93
 - 2.14.1 The TMN Standard 93
 - 2.14.2 TMN Benefits 94
- 2.15 Next Generation SDH..... 95
- Selected Bibliography 97

Chapter 3 ATM Architectures.....	99
3.1 Introduction	99
3.2 Basic Principles of ATM	101
3.2.1 ATM Cell Format	101
3.2.2 Virtual Channels and Virtual Paths	103
3.2.3 Basic Principles of ATM Switching	104
3.3 ATM Network Architecture.....	106
3.3.1 Introduction	106
3.3.2 AAL Layer	107
3.3.3 ATM Layer	109
3.3.4 Physical Layer	113
3.4 ATM Adaptation Level Structures.....	115
3.4.1 AAL1 Format	115
3.4.2 AAL2 Format	118
3.4.3 AAL3/4 Format	120
3.4.4 AAL5 Format	121
3.5 Quality of Service.....	122
3.5.1 Traffic Characterization Parameters	122
3.5.2 Negotiated QoS Parameters	124
3.5.3 Service Categories	125
3.5.4 Traffic Contract	127
3.6 Resource Management	129
3.6.1 Connection Admission Control	130
3.6.2 UPC and NPC Policing Functions	132
3.6.3 Other Control Functions	138
3.7 ATM in Access Networks.....	139
3.7.1 ATM as Transport in ADSL	139
3.7.2 Wireless Local Loop	144
3.8 Conclusions	149
Selected Bibliography.....	149
Chapter 4 ADSL Technology.....	151
4.1 The Origin of DSL Technologies	151
4.1.1 The Birth of DSL Technologies: HDSL	152
4.1.2 New Modulation Technologies	154
4.1.3 Asymmetry	155
4.2 Reference Models.....	157
4.2.1 ADSL System	157
4.2.2 ADSL Transceivers	158
4.3 Framing.....	161
4.3.1 Data and Overhead Buffers	161
4.3.2 Superframes	163
4.4 Coding	165
4.4.1 Error Protection	166
4.4.2 Scrambling	168

- 4.4.3 Interleaving 168
- 4.5 Modulation 169
 - 4.5.1 Organizing the Tones 170
 - 4.5.2 Constellation Coders 170
 - 4.5.3 DMT Modulation 171
 - 4.5.4 Cyclic Prefix and Synchronization Symbol 174
- 4.6 Operation and Maintenance Channel (EOC)..... 174
 - 4.6.1 EOC Message Format 174
 - 4.6.2 EOC Commands 175
- 4.7 Initialization..... 176
 - 4.7.1 Handshake 177
 - 4.7.2 Training 179
 - 4.7.3 Analyzing the Channel 180
 - 4.7.4 Exchanging Information 182
- Selected Bibliography 184

Chapter 5 Network Synchronization 185

- 5.1 Architecture of Synchronization Networks 185
 - 5.1.1 Synchronization Network Topologies 187
- 5.2 Interconnection of Nodes 189
 - 5.2.1 Synchronization Signals 189
 - 5.2.2 Holdover Mode 191
 - 5.2.3 Global Positioning System 191
- 5.3 Disturbances in Synchronization Signals 192
 - 5.3.1 Frequency Offset 192
 - 5.3.2 Phase Fluctuation 194
- 5.4 Synchronization of Transmission Networks..... 197
 - 5.4.1 Synchronization in SONET and SDH 198
 - 5.4.2 Synchronization Models 199
 - 5.4.3 Timing Loops 201
- 5.5 Digital Synchronization and Switching..... 201
- 5.6 SSU in a Synchronization Network..... 203
 - 5.6.1 Functions of SSU 204
- Selected Bibliography 205

Chapter 6 Test and Measurement 207

- 6.1 Areas of Application for Test and Measurement 207
- 6.2 Tests in the Interfaces 208
 - 6.2.1 Line Interfaces 209
 - 6.2.2 Connection Modes in Electrical Interfaces 209
 - 6.2.3 Measurements in Electrical Interfaces 211
 - 6.2.4 Measurements in Optical Interfaces 213
 - 6.2.5 Measuring Frequency 215
- 6.3 In-Service and Out-of-Service Measurements 216

6.3.1	Bit Error Rate	217
6.3.2	Out-of-service Measurements	217
6.3.3	In-Service Measurements	225
6.3.4	Connecting a Measurement Device for ISM	228
6.4	Synchronization of NE-Test Set in SDH	230
	Selected Bibliography	231

Chapter 7 SDH/SONET and PDH Roll-Out..... 233

7.1	Bit Error Rate Test.....	233
7.1.1	BERT of Virtual Container	233
7.1.2	Overhead Transparency Test	234
7.2	Stimulus-Response Tests	235
7.2.1	Preliminary Definitions	236
7.2.2	Line and Test Sequence Events	236
7.2.3	PDH Events	236
7.2.4	SDH/SONET Events	236
7.2.5	Interaction of Maintenance Signals	236
7.3	Stress Tests	238
7.3.1	Introducing Frequency Offset	239
7.3.2	Generating Pointer Movements	239
7.4	Mux/Demux Tests.....	240
7.4.1	PDH Mux/Demux Test	241
7.4.2	SDH/SONET Mux/Demux Test	242
7.5	Measuring Round Trip Delay	242
7.6	APS Measurements	244
7.6.1	Network Security: Concept and Classification	244
7.6.2	Characterizing the Measurement	246
7.6.3	Measurement Procedure	247
7.7	Performance Measurements	251
7.7.1	Introduction to G.821, G.826, and M.2100	251
7.7.2	Measurements in Line with G.821	252
7.7.3	Measurements in Line with G.826	256
7.7.4	Measurements in Line with M.2100	261
7.7.5	Recommendations M.2110 and M.2120	268
7.7.6	Open Network Provision for Leased Lines at 2,048 Kbps ..	268
7.8	Tests on ADMs and DXC.....	268
7.8.1	Tributary Continuity Test	269
7.9	Tests on SDH/SONET Rings.....	270
7.9.1	Transparency Tests	270
7.9.2	Multiplexers	271
7.9.3	Synchronization Measurements	272
7.9.4	Protection Switching Tests	273
7.9.5	Defect Indicators in the Network Management System	273
7.9.6	Path Trace Tests	274
	Selected Bibliography	275

Chapter 8 ATM Performance..... 277

- 8.1 Introduction 277
- 8.2 Performance Parameters in ATM Networks 277
 - 8.2.1 Cell-Based ATM Reference Events 278
 - 8.2.2 ATM Cell Transfer Outcomes 278
 - 8.2.3 ATM Cell Transfer Performance Parameters 279
 - 8.2.4 Performance of Permanent Connections 282
- 8.3 OAM Functions: In-Service Measurements 283
 - 8.3.1 Presentation of OAM Functions 284
 - 8.3.2 Physical Layer OAM Procedures 285
 - 8.3.3 ATM Layer OAM Procedures 287
 - 8.3.4 ATM Layer OAM Cells 291
 - 8.3.5 Fault Management Functions 292
 - 8.3.6 Performance Management: Performance ISM 296
 - 8.3.7 Activation/Deactivation Functions 299
- 8.4 Test Traffic for Out-of-Service Measurements..... 300
 - 8.4.1 Generating Test Traffic 300
 - 8.4.2 Estimating Performance Parameters in OOS Mode 302
- 8.5 Measurement Cycle in ATM Networks 305
 - 8.5.1 Properties of ATM Switches 306
 - 8.5.2 Installing the Network 314
 - 8.5.3 Network Commissioning 315
 - 8.5.4 Bringing-Into-Service in ADSL Environments 318
 - 8.5.5 Commissioning in Wireless Local Loop Environments 322
 - 8.5.6 In-Service Measurements 326
- Selected Bibliography 329

Chapter 9 xDSL Qualification..... 331

- 9.1 Qualification Strategies and Protocols 331
 - 9.1.1 Prequalification 332
 - 9.1.2 Qualification During Commissioning 333
 - 9.1.3 Commissioning Without Qualification 334
- 9.2 Copper Pair 334
 - 9.2.1 Attenuation and Distortion 334
 - 9.2.2 Return Losses 337
 - 9.2.3 Noise 340
 - 9.2.4 Longitudinal Conversion Loss 343
 - 9.2.5 Crosstalk 348
 - 9.2.6 Other Reasons for Defects 353
- 9.3 Analog Measurements 358
 - 9.3.1 One-End Measurements 359
 - 9.3.2 Two-End Measurements 364
 - 9.3.3 Bridged Measurements 365
 - 9.3.4 Digital Measurements 366
- Selected Bibliography 367

Chapter 10 Jitter and Wander Control	369
10.1 Dealing with Jitter	369
10.1.1 Phase Fluctuation	369
10.1.2 Jitter Metrics and Measurement	370
10.1.3 Measuring Jitter in Output Interfaces	373
10.1.4 Measuring Jitter Tolerance	374
10.1.5 Measuring Jitter Transfer	376
10.1.6 Mapping Jitter and Combined Jitter	379
10.1.7 Jitter in Leased Lines	382
10.2 Dealing with Wander	382
10.2.1 Synchronization of SDH/SONET Networks	383
10.2.2 Measuring Relative and Absolute Wander	383
10.2.3 The Metrics of Wander: TIE, MTIE, and TDEV	384
10.2.4 Measuring Output Wander	386
10.2.5 Measuring Tolerance to Input Wander	387
10.2.6 Measuring Wander Transfer	389
10.2.7 Response to Phase Transients	389
10.2.8 Operating in Holdover Mode	391
10.3 Tests on ADMs and DXC	393
10.3.1 Measuring Jitter	393
10.3.2 Synchronization Tests	395
Selected Bibliography	401
Appendix A Error Detection and Correction Techniques	403
A.1 Cyclic Redundancy Check	403
A.2 RS and BCH Codes	404
A.3 Bit Interleaved Parity	406
Appendix B Masks for Copper Qualification	409
B.1 ANSI Masks	409
B.2 ETSI Masks	412
Appendix C Two-Wire Transmission Line Model	415
C.1 Characteristic Parameters of the Line	416
About the Authors	421
Index	423

